Corrected rms error and effective number of bits for sine wave ADC tests
نویسندگان
چکیده
منابع مشابه
Corrected rms error and effective number of bits for sine wave ADC tests
A new definition is proposed for the effective number of bits of an ADC. This definition removes the variation in the calculated effective bits when the amplitude and offset of the sinewave test signal is slightly varied. This variation is most pronounced when test signals with amplitudes of a small number of code bin widths are applied to very low noise ADC's. The effectiveness of the proposed...
متن کاملThe Application Wavelet Transform Algorithm in Testing Adc Effective Number of Bits
In evaluating Analog to Digital Convertors, many parameters are checked for performance and error rate. One of these parameters is the device Effective Number of Bits. In classical testing of Effective Number of Bits, testing is based on signal to noise components ratio (SNR), whose coefficients are driven via frequency domain (Fourier Transform) of ADC’s output signal. Such a technique is extr...
متن کاملFast and Accurate Measurement of the Rms Value of a Noncoherent Sampled Sine-wave
Abstract In this paper a new estimator for the measurement of the rms value of a noncoherent sampled sine-wave is proposed. The key feature of this estimator is that the sine-wave offset, a priori estimated, is removed from the sine-wave. A formula used to estimate the sinewave offset is also given in the paper. It has been proved by means of computer simulations and experimental results that...
متن کاملEvaluation of Sine Wave Tests of Adc's from Windowed Data
Recently, much excitement has been caused in the EUPAS group by the evaluation of the IEEE 1241 draft standard. This draft contains a lot of useful information and several well established facts. However, there are also some details which are not fully clarified, or need further examination. This paper deals with one of these: the possibility of data processing, based on windowed data.
متن کاملDesign of High Speed Sine Wave Flash Adc for Uwb Applications
Multigigahertz flash ADC is limited by sampling clock timing jitter. Since it is used in high frequency applications it is essential to remove jitter effects which will reduce the efficiency of ADC. This paper describes the effect of clock transition time on the spurious free dynamic range of a CMOS sample and hold circuit. To improve SFDR the effect of finite clock transition time of the signa...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Computer Standards & Interfaces
سال: 2004
ISSN: 0920-5489
DOI: 10.1016/s0920-5489(03)00061-8